TI isn't patterning $10000 wafers at 3nm with massive chiplets and questionable yield, they are making mostly commodity ICs on cheaper processes - they can afford to discard rejects.
Not only that, leakage goes way up as you shrink the transistors, an ADC on a 3nm wafer would require a complete redesign, if it could be made to work at all.
